

L Number	Hits	Search Text	DB	Time stamp
1	165	712/206.ccls.	USPAT	2004/11/03 09:45
2	292	712/208.ccls.	USPAT	2004/11/03 09:45
3	218	712/209.ccls.	USPAT	2004/11/03 09:45
4	212	712/213.ccls.	USPAT	2004/11/03 09:45
5	351	712/210.ccls.	USPAT	2004/11/03 09:45
6	47	(width near4 bits) with instruction with size	USPAT; EPO; JPO	2004/11/03 09:45
7	89	(width size length) with instruction with (signal indicat\$4) with bit with decoder	USPAT; EPO; JPO	2004/11/03 09:45
8	6	bits with instruction with size with indicat\$4 with width	USPAT; EPO; JPO	2004/11/03 09:45
9	32	emulation near3 ("instruction register" IR)	USPAT; EPO; JPO	2004/11/03 09:45
10	126	(decod\$4 near4 priority) with instruction	USPAT; EPO; JPO	2004/11/03 09:45
12	7	(emulation near3 ("instruction register" IR)) and ((decod\$4 near4 priority) with instruction)	USPAT; EPO; JPO	2004/11/03 09:45
13	50	decoder with width with bit with instruction	USPAT; EPO; JPO	2004/11/03 09:45
15	99	multiplexor with decoder with instruction	USPAT; EPO; JPO	2004/11/03 09:46
11	9	(US-6182280-\$ or US-6110225-\$ or US-6449712-\$ or US-5941980-\$ or US-5931944-\$ or US-5920713-\$ or US-5832258-\$ or US-5809272-\$ or US-6260134-\$ or US-5845102-\$).did.	USPAT	2004/11/03 09:46
16	20	multiplexor with decoder with instruction with input	USPAT; EPO; JPO	2004/11/03 09:46
17	180	instruction with cache with bypass	USPAT; EPO; JPO	2004/11/03 09:46
14	19	speculative with ("instruction register")	USPAT	2004/11/03 09:46
18	123	instruction with cache with bypass	USPAT; EPO; JPO	2004/11/03 09:46
19	5	("instruction cache" with bypass) same decoder	USPAT; EPO; JPO	2004/11/03 09:46
20	13	(instruction with cache with bypass) same decoder	USPAT; EPO; JPO	2004/11/03 09:46
23	112	instruction with cache with bypass	USPAT	2004/11/03 09:46
21	5	("instruction cache" with bypass) same decoder	USPAT	2004/11/03 09:46
22	13	(instruction with cache with bypass) same decoder	USPAT	2004/11/03 09:46
-	13074	width near4 bits	USPAT	2003/09/24 14:12
-	527	(width near4 bits) with instruction	USPAT	2003/09/24 16:09
-	39	(width near4 bits) with instruction with size	USPAT	2004/04/13 16:16
-	171	bits with instruction with size with indicat\$4	USPAT	2003/09/24 14:22
-	5	bits with instruction with size with indicat\$4 with width	USPAT	2004/04/13 16:16
-	795	plurality with source with decoder	USPAT	2003/09/24 15:18
-	59	plurality near3 source near3 decoder	USPAT	2004/04/13 16:16
-	3	(plurality near3 source near3 decoder) with instruction	USPAT	2003/09/24 15:58
-	86	instruction with decoder with multiplexor	USPAT	2004/04/13 16:16
-	0	(width near4 bits) with instruction with decoder with (mux multiplexor)	USPAT	2003/09/24 16:09

-	1	(width near4 bits) same (instruction with decoder with (mux multiplexor))	USPAT	2003/09/24 16:11
-	2	(width near4 bits) same (instruction with decoder) same (mux multiplexor)	USPAT	2003/09/24 16:12
-	34	(width size length) same (instruction with decoder) same (mux multiplexor)	USPAT	2003/09/24 16:16
-	2983	(width size length) with instruction with (signal indicat\$4)	USPAT	2003/09/24 16:17
-	746	(width size length) with instruction with (signal indicat\$4) with bit	USPAT	2003/09/24 16:17
-	74	(width size length) with instruction with (signal indicat\$4) with bit with decoder	USPAT	2004/04/13 16:16
-	0	(width size length) with instruction with (signal indicat\$4) with bit with decoder with (multiplexor mux)	USPAT	2003/09/24 16:17
-	1	((width size length) with instruction with (signal indicat\$4) with bit with decoder) same (multiplexor mux)	USPAT	2003/09/24 16:17
-	6	5809272.URPN.	USPAT	2003/09/24 17:11
-	2	((US-6182280-\$ or US-6110225-\$ or US-6449712-\$ or US-5941980-\$ or US-5931944-\$ or US-5920713-\$ or US-5832258-\$ or US-5809272-\$ or US-6260134-\$ or US-5845102-\$).did.) and dsp	USPAT	2003/09/25 12:05
-	103	(decod\$4 near4 priority) with instruction	USPAT	2004/04/13 16:16
-	8	((decod\$4 near4 priority) with instruction) and dsp	USPAT	2003/09/26 16:25
-	3	((decod\$4 near4 priority) with instruction) and dsp	US-PGPUB	2003/09/26 16:25
-	17	emulation near3 "instruction register"	USPAT	2004/04/13 16:16
-	7	(emulation near3 ("instruction register" IR)) and ((decod\$4 near4 priority) with instruction)	USPAT	2004/04/13 16:15
-	0	"emulation instruction register"	USPAT	2003/09/26 16:33
-	0	"emulation ir"	USPAT	2003/09/26 16:33
-	26	emulation near3 ("instruction register" IR)	USPAT	2004/04/13 16:16
-	2367	(plural\$4 multiple) with ("instruction register" IR)	USPAT	2003/09/26 16:44
-	708	(plural\$4 multiple) with ("instruction register")	USPAT	2003/09/26 16:44
-	99	instruction with decoder with multiplexor	USPAT; EPO; JPO	2004/10/29 16:42
-	68	plurality near3 source near3 decoder	USPAT; EPO; JPO	2004/10/29 16:42
-	99	instruction with decoder with multiplexor	USPAT; EPO; JPO	2004/10/29 16:42
-	287	(plural\$4 multiple) near3 ("instruction register")	USPAT	2004/10/29 16:42
-	125	(decod\$4 near4 priority) with instruction	USPAT; EPO; JPO	2004/10/29 16:42
-	20	emulation near3 "instruction register"	USPAT; EPO; JPO	2004/10/29 16:42
-	2	((plural\$4 multiple) near3 ("instruction register")).ti.	USPAT	2004/10/29 16:42
-	1	5721855.pn.	USPAT	2004/10/29 17:02
-	0	(multiplexor with decoder with instruction) and (decoder with width with bit)	USPAT	2004/10/29 17:02
-	37	decoder with width with bit with instruction	USPAT	2004/10/29 18:14
-	99	multiplexor with decoder with instruction	USPAT	2004/10/29 18:14
-	20	multiplexor with decoder with instruction with input	USPAT	2004/10/29 18:14

-	169	instruction with cache with bypass	USPAT	2004/10/29 18:14
---	-----	------------------------------------	-------	---------------------